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Transient Recovery Voltage (TRV) is an important consideration in the
selection and installation of circuit breakers with appropriate ratings. Capac-
itor banks with inrush current limiting reactors are an integral part of the
power system. Capacitor banks with inrush reactors on the load side terminal
of the capacitor breaker alter the TRV seen across the breaker and it is critical
to carry out the TRV analysis to prevent circuit breaker failure. TRV analysis
has been performed for various capacitor bank - inrush reactor configurations,
with the fault occurring at different terminals on the load side. Analytical so-
lutions have been presented for both single-phase and three-phase ungrounded
capacitor banks. Neutral displacement voltage of three-phase ungrounded ca-
pacitor banks result in increased stress across the breaker. Results have been
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Shunt capacitor banks are used for reactive power compensation and
are an integral part of the power system. But there are a few important is-
sues that arise with shunt capacitor bank installations in the power system.
The interaction between the system reactance and the shunt capacitor banks
lead to transient voltages and currents during energization of the capacitor
banks. The high magnitude and frequency of the inrush currents may exceed
the circuit breaker ratings and this results in the breaker failure. Hence this
necessitates for synchronous closing control, pre-insertion resistors, or the in-
clusion of inrush current limiting reactors in series with the capacitor banks
in order to minimize the inrush current.
The inclusion of inrush reactors in the system can lead to a few issues
with regard to de-energization of the capacitor bank and clearing of a fault
that has occurred at the load side of the breaker. Transients initiated when the
breaker opens can lead to breaker failure if the breaker ratings are exceeded.
The magnitude and the rate of rise of the recovery voltage are important
parameters to be analyzed. The presence of capacitor banks on the load side
of the breaker also result in a possibility of restrike leading voltage build up
across the capacitor bank and thus failed de-energization. Hence recovery
voltage analysis of the circuit breaker become very important with the presence
of capacitor banks and inrush reactors.
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Three-phase capacitor banks are ungrounded to prevent the flow of the
zero sequence current component. The neutral point is floating and there exists
a neutral displacement voltage with respect to ground during an unbalance
condition. This leads to an increased transient recovery voltage across the
circuit breaker. Hence a breaker with a higher rating would be required.
An analysis of the recovery voltage across the breaker in single-phase
and three-phase ungrounded systems with breaker load side capacitor banks
and inrush reactors has been presented. The effect of the relative position of
the inrush reactors with regard to the breaker load side terminal and capacitor
bank has been analyzed in the forthcoming chapters.
1.1 Estimation of Transient Voltage across Stray Ca-
pacitance at the Source Side Breaker Terminal -
Series LC Circuit
The transient voltage initiated across the stray capacitance to ground
at the source side breaker terminals is estimated by considering the single
phase circuit shown in Figure 1.1.
Figure 1.1: Basic Series LC Circuit for TRV Analysis
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The generalized transient voltage across the capacitor in the circuit is
derived first. This result is then used in calculation of the TRV during the de-
energization of the capacitor bank in the absence of a fault and is followed by
TRV calculations during the clearing of fault occurring at different locations
on the load side in the subsequent chapters.
The circuit breaker de-energizes at time t = 0 and the source voltage
is represented as vS(t) = Vmcos(ωt) . The voltage is maximum when the
circuit breaker opens at the current zero. The transient occurs due to the
change in the steady state voltage conditions across the stray capacitance.















Let us define ω0 =
1√
LSCS
















The circuit breaker opens at t = 0 and interrupts the current.
i(0) = CvCS
′
(0) = 0⇒ vCS
′
(0) = 0 (1.6)























[cosωt− cosω0t] + vCS(0)cosω0t (1.9)
ω0




vCS(t) = Vm [cosωt− cosω0t] + vCS(0)cosω0t (1.10)
vCS(t) = Vmcosωt− [Vm − vCS(0)] cosω0t ∀t ≥ 0 (1.11)
Equation (1.11) is the generalized expression for voltage developed
across the stray capacitance at the source side terminal of the breaker after the
opening of the circuit breaker. This result is used henceforth in subsequent
sections where initial conditions pertaining to each case are applied to this
equation to get transient voltages across the stray capacitance specific to the
case.
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1.2 Estimation of Transient Voltage across a L||Cp Ele-
ment on the Load Side of the Breaker - Parallel LC
Circuit
The transient voltage initiated across the L||Cp element on the load
side of the breaker is estimated by considering the circuit shown in Figure
1.2. The circuit breaker opens at current zero, at time t = 0 and there is no
current flowing into the load after the breaker opens. The charge stored in the
capacitor leads to oscillations in the L||Cp element.
Figure 1.2: Basic Parallel LC Circuit for TRV Analysis
The current flowing through the circuit breaker is zero after the opening of
the breaker at t = 0.
iCP (t) + iL(t) = 0 (1.12)











Substituting Eq (1.14) in Eq (1.13), yields




Let us define ωP =
1√
LCP
, and rewrite Eq (1.15).









2vCP (t) = 0 (1.17)
Taking the Laplace transform on both sides of Eq (1.17),
s2VCP (s)− svCP (0)− vCP
′
(0) + ωP
2VCP (s) = 0 (1.18)
Using current division,



















VCP (s) = svCP (0) (1.22)
VCP (s) = vCP (0)
s
(s2 + ωP 2)
(1.23)
Taking the inverse Laplace transform on both sides of Eq (1.23),
vCP (t) = vCP (0)cosωP t ∀t ≥ 0 (1.24)
The result given by Equation (1.24) is used in calculation of the TRV





The transient recovery voltage analysis for single-phase capacitor bank
configurations has been presented in this chapter. The recovery voltage analy-
sis is first carried out for de-energization of the various capacitor bank - inrush
reactor configurations. This is followed by the analysis of the TRV initiated
when the circuit breaker opens to clear the fault. The fault is assumed to be
a bolted fault to ground and hence the fault resistance is zero. Analysis has
been presented for faults occurring at various possible locations of the differ-
ent capacitor bank configurations. The derived results have been supported
by PSCAD and MATLAB simulations.
2.1 De-energization of Capacitor Bank
The circuit breaker effectively interrupts the flow of current at the
current zero to de-energize the capacitor bank. The load is predominantly
capacitive and hence before the breaker opening, the line current approxi-
mately leads the source voltage by 90◦. The source voltage is assumed to be
vS(t) = Vmcosωt. When the breaker opens at t = 0, voltage is at the positive
maximum Vm while the current is at the zero crossing, where current goes from
positive to negative.
The de-energization analysis of a single-phase capacitor bank with no
8
inrush reactor and with inrush reactor is presented in the following sections.
2.1.1 Capacitor Bank without Inrush Reactor
The transient voltage that appears across the stray capacitance CS
when the circuit breaker opens at t = 0 is given by Eq (1.11).
Figure 2.1: Capacitor De-energization without Inrush Reactor
vCS(t) = Vmcosωt− [Vm − vCS(0)] cosω0t ∀t ≥ 0 (2.1)
Neglecting the voltage drop across the source reactance, the voltage at the
bus is the peak voltage at current zero. The capacitor bank retains this
voltage after the opening of the circuit breaker.
vC(t) = vC(0) = vCS(0) ≈ Vm ∀t ≥ 0 (2.2)
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vTRV (t) = vCS(t)− vC(t) (2.3)
vTRV (t) = Vmcosωt− Vm (2.4)
vTRV (t) = Vm (cosωt− 1) ∀t ≥ 0+ (2.5)
vTRV (0
+) = 0 (2.6)
Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (2.7)
vTRV (0
−) = vTRV (0
+) = vTRV (0) = 0 (2.8)
Validation
Ls = 5 mH
Cs = 0.29 µF
C = 8.4239 µF
Vm = 93.897 kV
ω = 376.99 rad/sec
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Figure 2.2: PSCAD and MATLAB Validation, Capacitor De-energization
without Inrush Reactor
topen = 0.112 sec
∀t ≥ topen
vTRV (t) = −Vm (cosω (t− topen)− 1)
vTRV (topen) = 0
vTRV,Peak = 2Vm = 187.794 kV
It is evident that the recovery voltage is of power frequency and has a
negligible transient component. Hence it is better called as power frequency
recovery voltage. There is no step jump in the recovery voltage at the instant
the breaker opens.
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2.1.2 Capacitor Bank with Inrush Reactor - CB-L-C and CB-C-L
configurations
The presence of inrush reactors in series with the bank capacitance
will cause the bank capacitance voltage to be greater than the peak system
voltage at the instant the breaker opens. The capacitor retains this voltage
after the breaker opening. The transient voltage that appears across the stray
capacitance CS when the circuit breaker opens at t = 0 is given by Eq (1.11).
Figure 2.3: Capacitor De-energization with Inrush Reactor - CB-L-C and CB-
C-L Configurations
vCS(t) = Vmcosωt− [Vm − vCS(0)] cosω0t ∀t ≥ 0 (2.9)
Neglecting the voltage drop across the source reactance and using voltage
division,
vC(t) = vC(0) ≈
XC
XC −XL
Vm ∀t ≥ 0 (2.10)
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vCS(0) ≈ Vm (2.11)
vTRV (t) = vCS(t)− vC(t) (2.12)









∀t ≥ 0+ (2.14)
vTRV (0
+) = − XL
XC −XL
Vm (2.15)
Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (2.16)
vTRV (0
−) 6= vTRV (0+) (2.17)
Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
C = 8.4239 µF
Vm = 93.897 kV
ω = 376.99 rad/sec
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Figure 2.4: PSCAD and MATLAB Validation, Capacitor De-energization with
Inrush Reactor - CB-L-C and CB-C-L Configurations
topen = 0.112 sec
∀t ≥ t+open





















In both these configurations, the initial voltage condition of the stray
capacitor is the same. The voltages held by the bank capacitor after the
breaker opening are equal. Hence the recovery voltage seen across the breaker
is the same for both the configurations. It is evident that the recovery voltage
is of power frequency and has a negligible transient component. Hence it is
better called as power frequency recovery voltage. There is a small step jump
in the recovery voltage at the instant the breaker opens. This results due to
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the interruption of the current flowing through the inrush reactor in series
with the capacitor.
2.1.3 Capacitor Bank with Inrush Reactor - CB-L||Cp-C Configu-
ration
The presence of the L||Cp element in series with the bank capacitance
will cause the bank capacitance voltage to be greater than the peak system
voltage at the instant the breaker opens. The capacitor retains this voltage
after the breaker opening. A transient voltage appears across the parallel
capacitor CP after the breaker opening. The transient voltage that appears
across the stray capacitance CS when the circuit breaker opens at t = 0 is
given by Eq (1.11).
Figure 2.5: Capacitor De-energization with Inrush Reactor - CB-L||Cp-C Con-
figuration
vCS(t) = Vmcosωt− [Vm − vCS(0)] cosω0t ∀t ≥ 0 (2.18)
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Neglecting the voltage drop across the source reactance,
vCS(0) ≈ Vm (2.19)
vCS(t) = Vmcosωt (2.20)





vC(t) = vC(0) ≈
XC
XC −Xeq
Vm ∀t ≥ 0 (2.21)
The transient voltage that appears across the parallel capacitor after the
breaker opening is given by Eq (1.24).










vTRV (t) = vCS(t)− (vC(t) + vCP (t)) (2.25)
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Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (2.29)
vTRV (0
−) = vTRV (0
+) = vTRV (0) = 0 (2.30)
Figure 2.6: PSCAD and MATLAB Validation, Capacitor De-energization with
Inrush Reactor - CB-L||Cp-C Configuration
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Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
CP = 0.2005 µF
C = 8.4239 µF
Vm = 93.897 kV





topen = 0.112 sec
∀t ≥ topen


















The significant component of the recovery voltage is the power fre-
quency but a small transient frequency component is also observed. The small
transient component appears due to the oscillation in the L||Cp element. There
is no step jump in the recovery voltage at the instant the breaker opens. The
parallel capacitor across the inrush reactor prevents a jump in the reactor
voltage at the instant the breaker opens.
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2.2 TRV Initiated during Fault Clearing
The circuit breaker opens at the current zero to clear the fault which
has occurred on the load side of the breaker. The current drawn with the
occurrence of the fault can be inductive or capacitive depending on both the
configuration of the capacitor bank with inrush reactors and the relative lo-
cation of the fault on the load side. The source voltage is assumed to be
vS(t) = Vmcosωt. Hence, when the breaker opens at t = 0, the source voltage
is at the positive maximum Vm while the current flowing through it is zero.
The fault is assumed to be a bolted fault and the voltage at the fault point is
taken to be zero or is at ground potential.
2.2.1 Fault at Load Side CB Terminal - All Capacitor Configura-
tions
The circuit is predominantly inductive as the load side is shorted out
by the fault. The transient voltage that appears across the stray capacitance
CS when the circuit breaker opens at t = 0 is given by Eq (1.11).
vCS(t) = Vmcosωt− [Vm − vCS(0)] cosω0t ∀t ≥ 0 (2.31)
The fault is a bolted fault and hence the fault point potential is at the
ground potential.
vFault(t) = 0 (2.32)
vCS(0) = 0 (2.33)
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Figure 2.7: Fault at Load Side CB Terminal - All Capacitor Configurations
vTRV (t) = vCS(t)− vFault(t) (2.34)
vTRV (t) = Vmcosωt− Vmcosω0t (2.35)
vTRV (t) ≈ Vm (1− cosω0t) ∀t ≥ 0+ (2.36)
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vTRV (0
+) = 0 (2.37)
Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (2.38)
vTRV (0
−) = vTRV (0
+) = 0 (2.39)
Figure 2.8: PSCAD and MATLAB Validation, Fault at Load Side CB Terminal
- All Capacitor Configurations
21
Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
CP = 0.2005 µF
C = 8.4239 µF
Vm = 93.897 kV





topen = 0.12 sec
∀t ≥ topen
vTRV (t) ≈ Vm (1− cosω0 (t− topen))
vTRV (topen) = 0
vTRV,Peak = 2Vm = 187.794 kV
The recovery voltage constitutes a high frequency component and a
power frequency component, but the power frequency term is assumed to be
a constant for the small transient time span of interest. There is no step jump
in the TRV at the instant the breaker opens. The stray capacitance at the
breaker terminal has a zero initial condition at time topen.
2.2.2 CB-L-C Configuration - Fault between L and C Terminals
The circuit is predominantly inductive as the capacitor is shorted out
by the fault. The fault current flows through the inrush reactor and when
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the breaker opens, the current through the inrush reactor is interrupted. The
transient voltage that appears across the stray capacitance CS when the circuit
breaker opens at t = 0 is given by Eq (1.11).
Figure 2.9: CB-L-C configuration- Fault between L and C Terminals
vCS(t) = Vmcosωt− [Vm − vCS(0)] cosω0t ∀t ≥ 0 (2.40)
The fault is a bolted fault and hence the fault point potential is at the
ground potential.







vTRV (t) = vCS(t)− vFault(t) (2.43)
















Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (2.47)
vTRV (0
−) 6= vTRV (0+) (2.48)
Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
C = 8.4239 µF
Vm = 93.897 kV






Figure 2.10: PSCAD and MATLAB Validation, CB-L-C Configuration - Fault
between L and C Terminals
topen = 0.12 sec
∀t ≥ t+open





















The recovery voltage constitutes a high frequency component and a
power frequency component, but the power frequency term is assumed to be a
constant for the small transient time span of interest. There is a significant step
jump in the TRV at the instant the breaker opens. The stray capacitance at
the breaker terminal has a non-zero initial condition at time topen. The breaker
interrupts the current flowing through the inrush reactor when it opens.
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2.2.3 CB-C-L Configuration - Fault between C and L Terminals
The circuit is predominantly capacitive as only the inrush reactor is
shorted out by the fault. The breaker interrupts capacitive current when
it opens. This case is similar to capacitor de-energization without inrush
reactors. The transient voltage that appears across the stray capacitance CS
when the circuit breaker opens at t = 0 is given by Eq (1.11).
Figure 2.11: CB-C-L configuration - Fault between C and L Terminals
vCS(t) = Vmcosωt− [Vm − vCS(0)] cosω0t ∀t ≥ 0 (2.49)
Neglecting the voltage drop across the source reactance, the voltage at the
26
bus is the peak voltage at current zero. The capacitor bank retains this
voltage after the opening of the circuit breaker.
vC(t) = vC(0) = vCS(0) ≈ Vm ∀t ≥ 0 (2.50)
vTRV (t) = vCS(t)− vC(t) (2.51)
vTRV (t) = Vmcosωt− Vm (2.52)
vTRV (t) = Vm (cosωt− 1) ∀t ≥ 0+ (2.53)
vTRV (0
+) = 0 (2.54)
Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (2.55)
vTRV (0
−) = vTRV (0
+) = 0 (2.56)
Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
C = 8.4239 µF
Vm = 93.897 kV
ω = 376.99 rad/sec
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Figure 2.12: PSCAD and MATLAB Validation, CB-C-L Configuration - Fault
between C and L Terminals
topen = 0.112 sec
∀t ≥ topen
vTRV (t) = −Vm (cosω (t− topen)− 1)
vTRV (topen) = 0
vTRV,Peak = 2Vm = 187.794 kV
It is evident that the recovery voltage is of power frequency and has a
negligible transient component. Hence it is better called as power frequency
recovery voltage. There is no step jump in the recovery voltage at the instant
the breaker opens.
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2.2.4 CB-L||Cp-C Configuration - Fault between L||Cp and C Ter-
minals
The circuit is predominantly inductive as the capacitor is shorted out by
the fault and the L||Cp element has a net inductive reactance. But the current
through the inductor is not interrupted due to the parallel capacitance. The
transient voltage that appears across the stray capacitance CS when the circuit
breaker opens at t = 0 is given by Eq (1.11).
Figure 2.13: CB-L||Cp-C Configuration - Fault between L||Cp and C Terminals
vCS(t) = Vmcosωt− [Vm − vCS(0)] cosω0t ∀t ≥ 0 (2.57)






















The transient voltage that appears across the parallel capacitor after the
breaker opening is given by Eq (1.24).










The fault is a bolted fault and hence the fault point potential is at the
ground potential.
vFault(t) = 0 (2.64)
vTRV (t) = vCS(t)− (vCP (t) + vFault(t)) (2.65)
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Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (2.69)
vTRV (0
−) = vTRV (0
+) = 0 (2.70)
Figure 2.14: PSCAD and MATLAB Validation, CB-L||Cp-C configuration -
Fault between L||Cp and C Terminals
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Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
CP = 0.2005 µF
C = 8.4239 µF
Vm = 93.897 kV









topen = 0.12 sec
∀t ≥ topen

















The recovery voltage constitutes two high frequency components and
a power frequency component, but the power frequency term is assumed to
be a constant for the small transient time span of interest. The waveform
constitutes both the high frequency components, but only the ωP component
is evident. ω0 is about twice ωP . The ω0 component adds to the ωP component
at the rise and opposes at the peak. Hence the peak magnitude is less and the
waveform is flat close to the peak. There is no step jump in the TRV at the
instant the breaker opens. This is because of the parallel capacitor across the
inrush reactor.
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The recovery voltage analysis for a three-phase grounded capacitor
bank with a three-phase fault to ground is similar to the single-phase analy-
sis that has been presented in this chapter. The recovery voltage across the
first breaker pole to open is the same as the recovery voltage appearing across
the circuit breaker in the corresponding single-phase configuration. The next
chapter presents the TRV analysis for three-phase ungrounded capacitor bank
configurations which behave differently compared to the single-phase and the
three-phase grounded capacitor bank configurations.
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Chapter 3
Three-phase Ungrounded Capacitor Banks
The transient recovery voltage analysis for three-phase ungrounded ca-
pacitor bank configurations has been presented in this chapter. The recovery
voltage analysis is first carried out for de-energization of the various capacitor
bank - inrush reactor configurations. This is followed by the analysis of the
TRV initiated when the first pole of the circuit breaker opens to clear the
fault. The fault is a three-phase to neutral ungrounded fault. The fault is
assumed to be a bolted fault and hence the fault resistance is zero. Analysis
has been presented for faults occurring at various possible locations of the dif-
ferent capacitor bank configurations. The derived results have been supported
by PSCAD and MATLAB simulations.
3.1 De-energization of Capacitor Bank
The first pole of the circuit breaker, say phase A opens at the cur-
rent zero to de-energize the capacitor on phase A. The load is predominantly
capacitive and hence, before the opening of the breaker, the line current ap-
proximately leads the source voltage by 90◦. The source voltage of phase A
is assumed to be va(t) = Vmcosωt. Hence when the breaker opens at t = 0,
voltage of phase A is at the positive maximum Vm while the current is at the
zero crossing, where current goes from positive to negative. At this instant




Figure 3.1: Three-Phase Voltage Waveform
After the opening of the first pole, there is asymmetry in the circuit
and the neutral is no more at the ground potential. Hence calculations in-
volve estimating the neutral displacement potential followed by estimation of
the recovery voltage. The de-energization analysis of a 3-phase ungrounded
capacitor bank with no inrush reactors and with inrush reactors is presented
in the following sections.
3.1.1 Capacitor Bank without Inrush Reactors
For de-energization analysis, there is negligible current flowing through
the stray capacitances even after opening of the first pole of the circuit breaker.
The current flows only through the main bank capacitors.
Estimation of Neutral Point Voltage for De-energization




+ vCb(t) + vn(t) (3.1)
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+ vCc(t) + vn(t) (3.2)
Adding Eq (3.1) and Eq (3.2),






+ vCb(t) + vCc(t) + 2vn(t) (3.3)
vb(t) + vc(t) = LS
d (ib(t) + ic(t))
dt
+ vCb(t) + vCc(t) + 2vn(t) (3.4)
The breaker pole of phase A opens at t = 0 and hence no phase A line
current flows to the neutral. From Kirchoff’s Current Law (KCL) applied at
the neutral n,
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ib(t) + ic(t) = 0 ∀t ≥ 0 (3.5)
For a balanced three-phase supply, the sum of the three phase voltages are
zero at any instant of time and hence,
vb(t) + vc(t) = −va(t) (3.6)
Using Eq (3.5) and Eq (3.6) in Eq (3.4),
−va(t) = vCb(t) + vCc(t) + 2vn(t) (3.7)























The integral from negative infinity to zero yields the initial condition and the
integral from zero to time t gives the general time varying expression.
Adding Eq (3.8) and Eq (3.9),





(ib(t) + ic(t)) dt (3.10)
Using Eq (3.5) in Eq (3.10) and applying the initial conditions for the phase
B and phase C capacitors obtained by neglecting the voltage drop across the
source reactors,







vCb(t) + vCc(t) ≈ −Vm (3.12)
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Substituting Eq (3.12) in Eq (3.7),
−va(t) = −Vm + 2vn(t) (3.13)




(1− cosωt) ∀t ≥ 0+ (3.15)
Recovery Voltage
The recovery voltage developed across the first breaker pole to open is
estimated by analyzing the voltages on the source and load side of the
breaker pole of interest. The circuit on the source side of the pole is a
single-phase circuit. Hence the single-phase equation for the voltage
developed across the stray capacitance at the source side terminal of the
breaker after the opening of the circuit breaker is applicable. The transient
voltage that appears across the stray capacitance CS when the circuit
breaker opens at time t = 0 is given by Eq (1.11). This equation is applied to
the phase A circuit.
vCSa(t) = Vmcosωt− [Vm − vCSa(0)] cosω0t ∀t ≥ 0 (3.16)
Neglecting the voltage drop in the source reactance,
vCa(t) = vCa(0) = vCSa(0) ≈ Vm ∀t ≥ 0 (3.17)
vTRV (t) = vCSa(t)− (vCa(t) + vn(t)) (3.18)
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Vm (cosωt− 1) ∀t ≥ 0+ (3.20)
vTRV (0
+) = 0 (3.21)
Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (3.22)
vTRV (0
−) = vTRV (0
+) = 0 (3.23)
Figure 3.3: PSCAD and MATLAB Validation, De-energization of 3-Phase
Capacitor Bank without Inrush Reactors
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Validation
Ls = 5 mH
Cs = 0.29 µF
C = 8.4239 µF
Vm = 93.897 kV
ω = 376.99 rad/sec
topen = 0.112 sec
∀t ≥ topen
vTRV (t) = −
3
2
Vm (cosω (t− topen)− 1)
vTRV (topen) = 0
vTRV,Peak = 3Vm = 281.691 kV
It is evident that the recovery voltage is of power frequency and has a
negligible transient component. Hence it is better called as power frequency
recovery voltage. There is no step jump in the recovery voltage at the instant
the breaker pole of phase A opens. But the recovery voltage is 1.5 times greater
than that of the corresponding single-phase capacitor de-energization.
3.1.2 Capacitor Bank with Inrush Reactors - CB-C-L and CB-L-C
Configurations
For de-energization analysis, there is negligible current flowing through
the stray capacitances even after opening of the first pole of the circuit breaker.
The current flows only through the main bank capacitors. The neutral point
voltage is not at ground potential after the opening of the first pole of the
breaker and is estimated next.
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Figure 3.4: De-energization of 3-Phase Capacitor Bank with Inrush Reactors
- CB-C-L and CB-L-C Configurations
Estimation of Neutral Point Voltage for De-energization














+ vCc(t) + vn(t) (3.25)
Adding Eq (3.24) and Eq (3.25),
vb(t) + vc(t) = (LS + L)
dib(t)
dt
+ (LS + L)
dic(t)
dt
+ vCb(t) + vCc(t) + 2vn(t)
(3.26)
vb(t) + vc(t) = (LS + L)
d (ib(t) + ic(t))
dt
+ vCb(t) + vCc(t) + 2vn(t)
(3.27)
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The breaker pole of phase A opens at t = 0 and hence no phase A line
current flows to the neutral. From KCL applied at the neutral n,
ib(t) + ic(t) = 0 ∀t ≥ 0 (3.28)
For a balanced three-phase supply, the sum of the three phase voltages are
zero at any instant of time and hence,
vb(t) + vc(t) = −va(t) (3.29)
Using Eq (3.28) and Eq (3.29) in Eq (3.27),
−va(t) = vCb(t) + vCc(t) + 2vn(t) (3.30)























Adding Eq (3.31) and Eq (3.32),





(ib(t) + ic(t)) dt (3.33)
Using Eq (3.28) in Eq (3.33) and applying the initial conditions for the phase
B and phase C capacitors obtained by neglecting the voltage drop across the
source reactors and using voltage division,
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∀t ≥ 0+ (3.38)
Recovery Voltage
The transient voltage that appears across the stray capacitance CS when the
circuit breaker opens at time t = 0 is given by Eq (1.11). This equation is
applied to the phase A circuit.
vCSa(t) = Vmcosωt− [Vm − vCSa(0)] cosω0t ∀t ≥ 0 (3.39)
Neglecting the voltage drop in the source reactance,
vCSa(0) ≈ Vm (3.40)
Using voltage division,
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vCa(t) = vCa(0) ≈ Vm
XC
XC −XL
∀t ≥ 0 (3.41)
vTRV (t) = vCSa(t)− (vCa(t) + vn(t)) (3.42)












































Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (3.47)
vTRV (0
−) 6= vTRV (0+) (3.48)
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Figure 3.5: PSCAD and MATLAB Validation, De-energization of 3-Phase
Capacitor Bank with Inrush Reactors - CB-C-L and CB-L-C Configurations
Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
C = 8.4239 µF
Vm = 93.897 kV
ω = 376.99 rad/sec
topen = 0.112 sec
∀t ≥ t+open































It is evident that the recovery voltage is of power frequency and has a
negligible transient component. Hence it is better called as power frequency
recovery voltage. There is a small step jump in the recovery voltage at the
instant the breaker pole of phase A opens. This results due to the interruption
of the current flowing through the inrush reactor in series with the capacitor.
There is also a small step jump in the neutral potential at the switching instant
which causes the step jump in the recovery voltage to be 1.5 times more as
compared to the corresponding single-phase case. The recovery voltage is
1.5 times greater than that of the corresponding single-phase capacitor de-
energization.
3.1.3 Capacitor Bank with Inrush Reactors - CB-L||Cp-C Config-
uration
For de-energization analysis, there is negligible current flowing through
the stray capacitances even after opening of the first pole of the circuit breaker.
The current flows only through the main bank capacitors.
Estimation of Neutral Point Voltage for De-energization








+ vCPc(t) + vCc(t) + vn(t) (3.50)
Adding Eq (3.49) and Eq (3.50),
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Figure 3.6: De-energization of 3-Phase Capacitor Bank with Inrush Reactors
- CB-L||Cp-C Configuration
vb(t) + vc(t) =LS
d (ib(t) + ic(t))
dt
+ (vCPb(t) + vCPc(t))
+ (vCb(t) + vCc(t)) + 2vn(t)
(3.51)
The breaker pole of phase A opens at t = 0 and hence no phase A line
current flows to the neutral. From KCL applied at the neutral n,
ib(t) + ic(t) = 0 ∀t ≥ 0 (3.52)
For a balanced three-phase supply, the sum of the three phase voltages are
zero at any instant of time and hence,
vb(t) + vc(t) = −va(t) (3.53)
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Using Eq (3.52) and Eq (3.53) in Eq (3.51),
−va(t) = (vCb(t) + vCc(t)) + (vCPb(t) + vCPc(t)) + 2vn(t) (3.54)























Adding Eq (3.55) and Eq (3.56),





(ib(t) + ic(t)) dt (3.57)




Using Eq (3.52) in Eq (3.57) and applying the initial conditions for the phase
B and phase C capacitors obtained by neglecting the voltage drop across the
source reactors and using voltage division,















The voltage across the phase B and phase C parallel capacitors are given by,
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Adding Eq (3.60) and Eq (3.61),
vCPb(t) + vCPc(t) = L
d (ib(t) + ic(t)− icpb(t)− icpc(t))
dt
(3.62)
Using Eq (3.52) in Eq (3.62),
vCPb(t) + vCPc(t) = −L
d (icpb(t) + icpc(t))
dt
(3.63)










Adding Eq (3.64) and Eq (3.65),







d (vCPb(t) + vCPc(t))
dt
(3.66)
Substituting Eq (3.66) in Eq (3.63),
vCPb(t) + vCPc(t) = −LCP
d2 (vCPb(t) + vCPc(t))
dt2
(3.67)
Let us define ωP =
1√
LCP
, and rewrite Eq (3.67).
d2 (vCPb(t) + vCPc(t))
dt2
+ ωP
2 (vCPb(t) + vCPc(t)) = 0 (3.68)
Taking the Laplace transform on both sides of Eq (3.68),























Adding Eq (3.70) and Eq (3.71),
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Using Eq (3.52) in Eq (3.72),

















(VCPb(s) + VCPc(s)) = s (vCPb(0) + vCPc(0)) (3.75)
(VCPb(s) + VCPc(s)) = (vCPb(0) + vCPc(0))
s
(s2 + ωP 2)
(3.76)
Taking the inverse Laplace transform on both sides of Eq (3.76),
(vCPb(t) + vCPc(t)) = (vCPb(0) + vCPc(0)) cosωP t ∀t ≥ 0 (3.77)
Applying the initial conditions for the phase B and phase C parallel
capacitors obtained by neglecting the voltage drop across the source reactors
and using voltage division,















Substituting Eq (3.79) in Eq (3.77),
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Rewriting Eq (3.54) and rearranging it to estimate the neutral voltage,




((vCb(t) + vCc(t)) + (vCPb(t) + vCPc(t)) + va(t)) (3.82)
























∀t ≥ 0+ (3.84)
Recovery Voltage
The transient voltage that appears across the stray capacitance CS when the
circuit breaker opens at time t = 0 is given by Eq (1.11). This equation is
applied to the phase A circuit.
vCSa(t) = Vmcosωt− [Vm − vCSa(0)] cosω0t ∀t ≥ 0 (3.85)
Neglecting the voltage drop in the source reactance,
vCSa(0) ≈ Vm (3.86)
vCSa(t) = Vmcosωt (3.87)
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Using voltage division,
vCa(t) = vCa(0) ≈ Vm
XC
XC −Xeq
∀t ≥ 0 (3.88)
The transient voltage that appears across the parallel capacitor after the
breaker opening is given by Eq (1.24). This expression is used to estimate
the phase A L||Cp element voltage.










vTRV (t) = vCSa(t)− (vCa(t) + vCPa(t) + vn(t)) (3.92)
















































































Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (3.98)
vTRV (0
−) = vTRV (0
+) = 0 (3.99)
Figure 3.8: PSCAD and MATLAB Validation, De-energization of 3-Phase
Capacitor Bank with Inrush Reactors - CB-L||Cp-C Configuration
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Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
CP = 0.2005 µF
C = 8.4239 µF
Vm = 93.897 kV





topen = 0.112 sec
∀t ≥ topen
























The significant component of the recovery voltage is the power fre-
quency but a small transient frequency component is also observed. The small
transient component appears due to the oscillation in the L||Cp element. There
is no step jump in the recovery voltage at the instant the breaker opens. The
parallel capacitor across the inrush reactor prevents a jump in the reactor volt-
age at the instant the breaker opens. The recovery voltage is 1.5 times greater
than that of the corresponding single-phase capacitor de-energization.
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3.2 TRV Initiated during Clearing a Fault
(Opening of the First Pole of the Breaker)
The circuit breaker pole of phase A opens at the current zero to clear
the three-phase fault to neutral which has occurred on the load side of the
breaker. The current drawn with the occurrence of the fault can be inductive
or capacitive depending on both the configuration of the capacitor bank with
inrush reactors and the relative location of the fault on the load side. The
phase A source voltage is assumed to be va(t) = Vmcosωt. Hence when the
breaker opens at t = 0, the phase A instantaneous voltage is at the positive
maximum Vm while the current flowing through it is zero. At this instant, the
source voltage of phase B and C are −Vm
2
.
After the opening of the first pole, there is asymmetry in the circuit
and the neutral is no more at the ground potential. In fact, a transient is
initiated for the neutral point voltage. Hence calculations involve estimating
the transient neutral point or the fault point voltage with respect to ground
followed by estimation of the transient recovery voltage.
3.2.1 3-Phase Fault to Neutral at Load Side Terminals of CB - All
Capacitor Configurations
Before the incidence of the fault, by symmetry
vn = vg ⇒ vCn = 0 (3.100)
Therefore,
Qn = 0 (3.101)
The neutral to ground capacitance Cn, does not have any stored charge.
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Figure 3.9: 3-Phase Fault to Neutral at Load Side Terminals of CB - All
Capacitor Configurations
At any instant before the incidence of the fault, a balanced three-phase
voltage appears across the three-phase capacitor bank,
vCa + vCb + vCc = 0 (3.102)











Qa +Qb +Qc =
vCa + vCb + vCc
C
= 0 (3.104)
After the fault occurs, the charges in the bank redistribute. The
redistribution occurs within the bank as the stray neutral to ground
capacitance is small compared to the bank capacitance.
vCa = vCb = vCc = 0 (3.105)
Qa = Qb = Qc = 0 (3.106)
From charge conservation,
Qn = 0 (3.107)
Since there is no charge in the neutral capacitance Cn, we can conclude
vCn = 0⇒ vn = vg = 0 (3.108)
Hence the neutral is still at the ground potential. At this instant the
fault has occurred but the breaker has not opened. But when the first pole
opens, say phase A, the circuit is asymmetric and the neutral point and the
fault point voltage is hence not zero with respect to the ground.
The opening of the breaker pole initiates a transient due to presence
of the stray capacitance CS from the breaker terminal to the ground. The
voltage across the stray capacitance for phase A is calculated just as in the
analysis of a single-phase circuit, but the TRV is different as the neutral point
is floating and the fault point voltage is not at ground potential and is nonzero.
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The TRV is the difference between the phase A stray capacitance voltage and
the fault point voltage and hence is different from the grounded fault case due
to the floating neutral point. The asymmetry in the circuit also results in a
transient involving the stray capacitances of the other two phases when the
breaker pole on phase A opens.
For the analysis it is assumed that the neutral to ground capacitance
is very small and hence the floating neutral voltage changes instantly with-
out the effect of capacitive inertia. Hence the neutral to ground capacitance
is merely used here to represent the voltage difference between ground and
neutral, and this potential is the voltage of the fault point with respect to the
ground. Its effect is neglected compared to the stray capacitances from the
breaker terminals to ground.
Figure 3.10: Equivalent circuit for Neutral Point Voltage Estimation, 3-Phase
Fault to Neutral at Load Side Terminals of CB
Fault or Neutral Point Voltage Estimation
Referring to the equivalent circuit in Fig. 3.10 and applying KVL to the










The fault or neutral point voltage is the voltage across the capacitance 2CS
as shown in the equivalent circuit.
v2CS(t) = vFault(t) = vn(t) (3.111)
Adding Eq (3.109) and Eq (3.110),















The current flowing through the equivalent capacitor is given as,




For a balanced three-phase supply, the sum of the three phase voltages are
zero at any instant of time and hence,
vb(t) + vc(t) = −va(t) (3.115)





Let us define ω0 =
1√
LSCS





























The breaker pole of phase A opens at t = 0 and hence phase A line current is










The fault is a bolted fault to neutral. The fault or neutral point voltage is
seen to be the voltage across the capacitor from the equivalent circuit. Since
the voltage across the capacitor cannot change instantaneously we have
vFault(0) = vn(0) = 0 (3.121)

















(s2 + ω2) (s2 + ω02)
(3.123)




[cosωt− cosω0t] ≈ −
Vm
2
[1− cosω0t] ∀t ≥ 0+ (3.124)
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Estimation of TRV
The transient voltage that appears across the stray capacitance CS when the
circuit breaker opens at time t = 0 is given by Eq (1.11). This equation is
applied to the phase A circuit.
vCSa(t) = Vmcosωt− [Vm − vCSa(0)] cosω0t ∀t ≥ 0 (3.125)
The fault is a bolted fault to neutral and the neutral potential is zero at
t = 0 and hence,
vCSa(0) = 0 (3.126)
vCSa(t) = Vmcosωt− Vmcosω0t ≈ Vm (1− cosω0t) (3.127)
vTRV (t) = vCSa(t)− vFault(t) (3.128)










Vm (1− cosω0t) ∀t ≥ 0+ (3.130)
vTRV (0
+) = 0 (3.131)
Before the opening of the circuit breaker, there is no voltage drop across it.
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vTRV (0
−) = 0 (3.132)
vTRV (0
−) = vTRV (0
+) = 0 (3.133)
The TRV for a three-phase ungrounded fault to neutral occurring in a
three-phase ungrounded capacitor bank with a floating neutral is 1.5 times
the TRV for a three-phase grounded fault occurring in a grounded capacitor
bank configuration.
Figure 3.11: PSCAD and MATLAB Validation, 3-Phase Fault to Neutral at
Load Side Terminals of CB - All Configurations
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Validation
Ls = 5 mH
Cs = 0.29 µF
C = 8.4239 µF
Vm = 93.897 kV










Vm (1− cosω0 (t− topen))
vTRV (topen) = 0
vTRV,Peak = 3Vm = 281.691 kV
The recovery voltage constitutes a high frequency component and a
power frequency component, but the power frequency term is assumed to be
a constant for the small transient time span of interest. There is no step
jump in the TRV at the instant the breaker pole of phase A opens. The stray
capacitance at the breaker pole of phase A terminal has a zero initial condition
at time topen. The TRV is 1.5 times greater than that of the corresponding
single-phase fault clearing case.
3.2.2 CB-L-C Configuration - 3-Phase Fault to Neutral between L
and C Terminals
The equivalent circuit for estimating the neutral point or fault point
voltage after the opening of the first breaker pole is shown in Figure 3.13. It
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is seen from the equivalent circuit that the source currents have two possible
paths, through the stray capacitors and the inrush reactors L .
Figure 3.12: CB-L-C Configuration, 3-Phase Fault to Neutral between L and
C Terminals
Estimation of Neutral Point or Fault Point Voltage
Referring to the equivalent circuit in Fig. 3.13 and applying KVL to the
















Figure 3.13: Equivalent Circuit for Neutral Voltage Estimation, CB-L-C Con-
figuration, 3-Phase Fault to Neutral between L and C Terminals
Adding Eq (3.134) and Eq (3.135),






























From KCL applied at the neutral n,
ib2(t) + ic2(t) = 0 ∀t ≥ 0 (3.138)
For a balanced three-phase supply, the sum of the three phase voltages are
zero at any instant of time and hence,
vb(t) + vc(t) = −va(t) (3.139)
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Referring to the equivalent circuit in Fig. 3.13, the sum of the souce currents
ib1(t) and ic1(t) can be written as,
ib1(t) + ic1(t) = (ib2(t) + icapb(t)) + (ic2(t) + icapc(t)) (3.141)
ib1(t) + ic1(t) = (ib2(t) + ic2(t)) + (icapb(t) + icapc(t)) (3.142)
Using Eq (3.138) in Eq (3.142),
ib1(t) + ic1(t) = (icapb(t) + icapc(t)) (3.143)


























Let us define ω0 =
1√
LSCS



















































Expressions within each parenthesis of Eq (3.151) are evaluated.











Adding Eq (3.152) and Eq (3.153),
vCSb(t) + vCSc(t) = L
d (ib2(t) + ic2(t))
dt
+ 2vFault(t) (3.154)
Using Eq (3.138) in Eq (3.154),
vCSb(t) + vCSc(t) = 2vFault(t) (3.155)
Taking the Laplace transform on both sides of Eq (3.155),
VCSb(s) + VCSc(s) = 2VFault(s) (3.156)
The initial conditions for the phase B and phase C stray capacitors are
obtained using voltage division.





























The breaker pole of phase A opens at t = 0 and hence phase A line current is
















































































∀t ≥ 0+ (3.166)
Estimation of TRV
The transient voltage that appears across the stray capacitance CS when the
circuit breaker opens at time t = 0 is given by Eq (1.11). This equation is
applied to the phase A circuit.
vCSa(t) = Vmcosωt− [Vm − vCSa(0)] cosω0t ∀t ≥ 0 (3.167)
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The fault is a bolted fault to neutral and the neutral potential is zero just






The voltage across a capacitor cannot change instantaneously and hence
vCSa(0
−) = vCSa(0















vTRV (t) = vCSa − vFault(t) (3.172)


































Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (3.176)
vTRV (0
−) 6= vTRV (0+) (3.177)
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Figure 3.14: PSCAD and MATLAB Validation, CB-L-C Configuration, 3-
Phase Fault to Neutral between L and C Terminals
Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
C = 8.4239 µF
Vm = 93.897 kV






































The recovery voltage constitutes a high frequency component and a
power frequency component, but the power frequency term is assumed to be
a constant for the small transient time span of interest. There is a significant
step jump in the TRV at the instant the breaker pole of phase A opens. The
stray capacitance at the breaker pole of phase A terminal has a non-zero initial
condition at time topen. The breaker interrupts the current flowing through the
inrush reactor when it opens. There is also a step jump in the neutral potential
at the switching instant which causes the step jump in the TRV to be 1.5 times
more as compared to the corresponding single-phase case. The recovery voltage
is 1.5 times greater than that of the corresponding single-phase fault clearing
case.
3.2.3 CB-C-L Configuration - 3-Phase Fault to Neutral between C
and L Terminals
The inrush reactors are shorted by the fault. The breaker interrupts
capacitive current when it opens. The circuit reduces to the same as the de-
energization of a 3-phase capacitor bank without inrush reactors. Hence the
previously derived results are directly used in this section.
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Figure 3.15: CB-C-L Configuration, 3-Phase Fault to Neutral between C and
L Terminals
Estimation of TRV
The transient voltage that appears across the stray capacitance CS when the
circuit breaker opens at time t = 0 is given by Eq (1.11). This equation is
applied to the phase A circuit.
vCSa(t) = Vmcosωt− [Vm − vCSa(0)] cosω0t ∀t ≥ 0 (3.178)
Neglecting the voltage drop in the source reactance,
vCa(t) = vCa(0) = vCSa(0) ≈ Vm ∀t ≥ 0 (3.179)
The neutral or fault point voltage is given by Eq (3.15) and is given below.
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vTRV (t) = vCSa(t)− (vCa(t) + vFault(t)) (3.181)











Vm (cosωt− 1) ∀t ≥ 0+ (3.183)
vTRV (0
+) = 0 (3.184)
Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (3.185)
vTRV (0
−) = vTRV (0
+) = 0 (3.186)
Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
C = 8.4239 µF
Vm = 93.897 kV
ω = 376.99 rad/sec
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Figure 3.16: PSCAD and MATLAB Validation, CB-C-L Configuration, 3-
Phase Fault to Neutral between C and L Terminals
topen = 0.112 sec
∀t ≥ topen
vTRV (t) = −
3
2
Vm (cosω (t− topen)− 1)
vTRV (topen) = 0
vTRV,Peak = 3Vm = 281.691 kV
It is evident that the recovery voltage is of power frequency and has a
negligible transient component. Hence it is better called as power frequency
recovery voltage. There is no step jump in the recovery voltage at the instant
the breaker pole of phase A opens. The recovery voltage is 1.5 times greater
than that of the corresponding single-phase fault clearing case.
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3.2.4 CB-L||Cp-C Configuration - 3-Phase Fault to Neutral be-
tween L||Cp and C Terminals
The equivalent circuit for estimating the neutral point or fault point
voltage after the opening of the first breaker pole is shown in Figure 3.18. It
is seen from the equivalent circuit that the source currents have two possible
paths, through the stray capacitors and the L||Cp elements .
Figure 3.17: CB-L||Cp-C Configuration, 3-Phase Fault to Neutral at Terminals
of L||Cp and C
Estimation of Neutral Point or Fault Point Voltage
Referring to the equivalent circuit in Fig. 3.18 and applying KVL to the
phase B and phase C circuits,
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Figure 3.18: Equivalent Circuit for Neutral Voltage Estimation, CB-L||Cp-C








+ vCPc(t) + vFault(t) (3.188)















+(vCPb(t) + vCPc(t))+2vFault(t) (3.190)
From KCL applied at the neutral n,
ib2(t) + ic2(t) = 0 ∀t ≥ 0 (3.191)
For a balanced three-phase supply, the sum of the three phase voltages are
zero at any instant of time and hence,
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vb(t) + vc(t) = −va(t) (3.192)






+ (vCPb(t) + vCPc(t)) + 2vFault(t) (3.193)
Referring to the equivalent circuit in Fig. 3.18, the sum of the souce currents
ib1(t) and ic1(t) can be written as,
ib1(t) + ic1(t) = (ib2(t) + icapb(t)) + (ic2(t) + icapc(t)) (3.194)
ib1(t) + ic1(t) = (ib2(t) + ic2(t)) + (icapb(t) + icapc(t)) (3.195)
Using Eq (3.191) in Eq (3.195),
ib1(t) + ic1(t) = (icapb(t) + icapc(t)) (3.196)






+(vCPb(t) + vCPc(t))+2vFault(t) (3.197)


















+(vCPb(t) + vCPc(t))+2vFault(t) (3.200)
Let us define ω0 =
1√
LSCS

















2 (vCPb(t) + vCPc(t)) + 2ω0
2vFault(t)
(3.202)





































Expressions within each parenthesis of Eq (3.204) are evaluated.
From KVL, the voltages across the phase B and phase C stray capacitors are
given as,
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vCSb(t) = vCPb(t) + vFault(t) (3.205)
vCSc(t) = vCPc(t) + vFault(t) (3.206)
Adding Eq (3.205) and Eq (3.206),
vCSb(t) + vCSc(t) = (vCPb(t) + vCPc(t)) + 2vFault(t) (3.207)
Taking the Laplace transform on both sides of Eq (3.207),
VCSb(s) + VCSc(s) = (VCPb(s) + VCPc(s)) + 2VFault(s) (3.208)
The initial conditions for the phase B and phase C stray capacitors are
obtained using voltage division.






























The breaker pole of phase A opens at t = 0 and hence phase A line current is
















































































































The sum of the voltages vCPb(t) and vCPc(t) has to be estimated to obtain
the expression for the fault point or neutral point voltage.
Figure 3.19: Circuit for Estimation of vCPb(t) + vCPc(t)










Adding Eq (3.219) and Eq (3.220),
vCPb(t) + vCPc(t) = L
d (ib2(t) + ic2(t)− icpb(t)− icpc(t))
dt
(3.221)
Using Eq (3.191) in Eq (3.221),
vCPb(t) + vCPc(t) = −L
d (icpb(t) + icpc(t))
dt
(3.222)

















d (vCPb(t) + vCPc(t))
dt
(3.225)
Substituting Eq (3.225) in Eq (3.222),
vCPb(t) + vCPc(t) = −LCP
d2 (vCPb(t) + vCPc(t))
dt2
(3.226)
Let us define ωP =
1√
LCP
, and rewrite Eq (3.226).
d2 (vCPb(t) + vCPc(t))
dt2
+ ωP
2 (vCPb(t) + vCPc(t)) = 0 (3.227)
Taking the Laplace transform on both sides of Eq (3.227),
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Adding Eq (3.229) and Eq (3.230),




Using Eq (3.191) in Eq (3.231),

















(VCPb(s) + VCPc(s)) = s (vCPb(0) + vCPc(0)) (3.234)
(VCPb(s) + VCPc(s)) = (vCPb(0) + vCPc(0))
s
(s2 + ωP 2)
(3.235)
Taking the inverse Laplace transform on both sides of Eq (3.235),
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(vCPb(t) + vCPc(t)) = (vCPb(0) + vCPc(0)) cosωP t (3.236)
Applying the initial conditions for the phase B and phase C parallel
capacitors obtained by neglecting the voltage drop across the source reactors
and using voltage division,










Substituting Eq (3.238) in Eq (3.236),






















































The transient voltage that appears across the stray capacitance CS when the
circuit breaker opens at time t = 0 is given by Eq (1.11). This equation is
applied to the phase A circuit.

















The transient voltage that appears across the parallel capacitor after the
breaker opening is given by Eq (1.24). This expression is used to estimate
the phase A L||Cp element voltage.















































































Before the opening of the circuit breaker, there is no voltage drop across it.
vTRV (0
−) = 0 (3.255)
vTRV (0
−) = vTRV (0
+) = 0 (3.256)
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Figure 3.20: PSCAD and MATLAB Validation, CB-L||Cp-C Configuration,
3-Phase Fault to Neutral between L||Cp and C Terminals
Validation
Ls = 5 mH
Cs = 0.29 µF
L = 30 mH
CP = 0.2005 µF
C = 8.4239 µF
Vm = 93.897 kV



































The recovery voltage constitutes two high frequency components and
a power frequency component, but the power frequency term is assumed to
be a constant for the small transient time span of interest. The waveform
constitutes both the high frequency components, but only the ωP component
is evident. ω0 is about twice ωP . The ω0 component adds to the ωP component
at the rise and opposes at the peak. Hence the peak magnitude is less and
the waveform is flat close to the peak. There is no step jump in the TRV at
the instant the breaker opens. This is because of the parallel capacitor across
the inrush reactor. The recovery voltage is 1.5 times greater than that of the




The installation of shunt capacitor banks in the power system results in
high frequency and high magnitude inrush currents. The breaker connecting
the shunt capacitor to the main line has to be rated to withstand the high
frequency and magnitude of the inrush current. Installation of inrush current
limiting reactors reduce the transient inrush currents during capacitor switch-
ing or energization. But the installation of inrush reactors leads to issues
regarding the transient recovery voltage across the breaker, when it opens to
clear the fault in the vicinity of the capcitor and inrush reactor terminals.
When the inrush reactor is installed between the breaker and the ca-
pacitor and a fault occurs between the inrush reactor and capacitor terminal
(CB-L-C configuration, fault between the L and C terminals), the breaker
has to interrupt the fault current flowing through the inrush reactor. This
results in a step jump in the TRV seen across the breaker. The step jump
is equivalent to a near infinite rate of rise of recovery voltage (RRRV). The
dielectric strength across the breaker does not build fast enough to overcome
the high RRRV and this results in breaker failure and the fault current is not
interrupted.
One solution is to install the inrush reactors between the capacitor and
the ground in single-phase systems and between the capacitors and the neutral
in a three-phase system (CB-C-L configuration). This configuration prevents
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fault current from flowing through the reactor and hence no reactor current is
interrupted when the breaker opens to clear the fault. No step jump in voltage
appears across the breaker.
The other solution is to install a distribution size capacitor bank in
parallel with the inrush reactor (CB-L||Cp-C configuration). The presence of
the parallel capacitor across the inrush reactor prevents sudden changes in
voltages across the inrush reactor. Hence no step jump in voltage appears
across the circuit breaker. There exists voltage and current oscillations in the
parallel L - Cp tank circuit and this appears in the recovery voltage across the
breaker. The recovery voltage hence constitutes a parallel transient frequency
component (ωP ) and a series transient frequency component (ω0). For the
system parameters used in the study, the series transient frequency is approx-
imately twice the parallel transient frequency. This results in a flat waveform
close to the peak and a reduction in the peak of the transient recovery voltage
seen across the breaker. This is hence an advantage.
In the three-phase circuits with the ungrounded three-phase capacitor
bank configurations, the transient recovery voltage appearing across the first
breaker pole to open is typically 1.5 times more than that appearing across
the breaker in a single-phase circuit. There exists a neutral displacement
voltage during unbalance conditions. The capacitor bank neutral is not at
ground potential. This leads to the increased transient recovery voltage in
the ungrounded three-phase circuits. Thus, breakers with sufficient rating to
withstand the increased recovery voltage have to be installed.
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